MAY 11 2006 W

AF I FW 0/SB/21 (09-04)

PTO/SB/21 (09-04)
Approved for use through 07/31/2006, OMB 0651-0031
S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMEDIAL

RA	Inder the Paperwork Reduction Act of 1995, r	no persor	u.s. is are required to respond to a co	election of information unless it displays a valid OMB control number.			
			Application Number	10/771,267			
	TRANSMITTAL		Filing Date	February 2, 2004			
FORM			First Named Inventor	Justin K. Brask et al.			
			Art Unit	2822			
ł	(to be used for all correspondence after initial filing)		Examiner Name	Christy L. Novacek			
	Total Number of Pages in This Submission 20	)	Attorney Docket Number	P15744C			
		ENC	LOSURES (Check all	that apply)			
V	Fee Transmittal Form		Drawing(s)	After Allowance Communication to TC			

ENCLOSURES (Check all that apply)							
Amendan  Extension  Express  Informat  Certified Docume  Reply to Incomple	nsmittal Form Fee Attached nent/Reply After Final Affidavits/declaration(s) on of Time Request Abandonment Request ion Disclosure Statement Copy of Priority nt(s) Missing Parts/ ete Application Reply to Missing Parts under 37 CFR 1.52 or 1.53	Drawing(s)  Licensing-related Papers  Petition Petition to Convert to a Provisional Application Change of Correspondence Address Terminal Disclaimer Request for Refund  CD, Number of CD(s)  Landscape Table on CD  Appeal Communication to Board of Appeals and Interferences  Appeal Communication to TC (Appeal Notice, Brief, Reply Brief) Proprietary Information Status Letter Other Enclosure(s) (please Identify below):					
,	SIGNA	TURE OF APPLICANT, ATTORNEY, OR AGENT					
Firm Name Intel Corporation							
Signature		XX-					
Printed name Michael D. Plimier							
Date May 9, 2006		Reg. No. 43,004					
CERTIFICATE OF TRANSMISSION/MAILING							

# CERTIFICATE OF TRANSMISSION/MAILING I hereby certify that this correspondence is being facsimile transmitted to the USPTO or deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450 on the date shown below: Signature Typed or printed name Michael D. Plimier Date May 9, 2006

This collection of information is required by 37 CFR 1.5. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.11 and 1.14. This collection is estimated to 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

PTO/SB/17 (01-06)
Approved for use through 07/31/2006. OMB 0651-0032
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE the Paperwork Reduction Act of 1995 no persons are required to respond to a collection of information unless it displays a valid OMB control number

MAY 1 1 2006

							:61/		
Fees pursuant to the Consoli	dated App	ropriations Act, 20	005 (H.R. 4818).	Application Nu			e if Know	<u>''n</u>	
│ FEE TRANSMITTAL ├			Application Nu Filing Date		10/771,267 February 2, 2004				
		2006	• • • • • • • • • • • • • • • • • • • •	First Named In					
	/I I I	2000		Examiner Nam			Brask et		
Applicant claims sma	II entity st	atus. See 37 (	CFR 1.27				. Novace	<u>k</u>	
TOTAL AMOUNT OF PAY	MENT	(\$) 5	00.00	Art Unit		822			
				Attorney Dock	et No.   F	215744C	; 		_
METHOD OF PAYMEN	IT (chec	k all that apply	y)				-		
Check Credit	Card [	Money Or	der Nor	ne Other (	please iden	tify):			
Deposit Account				Deposit A	count Nam	ne: <u>Intel</u>	Corpora	tion	
For the above-iden	lified depo	osit account, the	e Director is her	reby authorized to	o: (check a	ill that ap	ply)		
✓ Charge fee(s	) indicate	d below		Char	ge fee(s) ir	ndicated t	oelow, exc	ept for the filing fee	
Charge any	additional	fee(s) or under	payments of fe	a(a) [[]	it any over				
under 37 CF WARNING: Information on the information and authorization	is form ma	y become public	c. Credit card inf		•			ovide credit card	
FEE CALCULATION (A	All the fe	es below are	due upon fi	ling or may be	subject	to a sur	charge.)		
1. BASIC FILING, SEA									_
•	FÍLIN	IG FEES	SEAR	CH FEES	EXAMI	NATION	FEES		
<b>Application Type</b>	Fee (\$	Small Entity Fee (\$)	( Fee (\$)	Small Entity Fee (\$)	Fee (\$	Small D Fee		Fees Paid (\$)	
Utility	300	150	500	250	200	100		0	
Design	200	100	100	50	130	6:	_	0	
Plant	200	100	300	150	160	80		0	
Reissue	300	150	500	250	600	300		0	
Provisional	200	100	0	0	0		)	0	
2. EXCESS CLAIM FEI	ES			Ü	Ü	`	-	Small Entity	
Fee Description Each claim over 20 (	in aludin	n Daissuss)				<u>F</u>	<del>≥e (\$)</del>	Fee (\$)	
Each independent cla			Reissues)			,	50 200	25 100	ļ
Multiple dependent of		o (morading	(Clasaes)				360	180	
				Paid (\$)		Mu	ltiple Dep	endent Claims	H
20 - 20 or HP = HP = highest number of tota	0		<u> </u>	.0		<u>F</u>	ee (\$)	Fee Paid (\$)	
Indep. Claims	Extra C			Paid (\$)		:	360	0	
2 - 3 or HP =	0		00=	0					
HP = highest number of independent claims paid for, if greater than 3.  3. APPLICATION SIZE FEE									
If the specification and drawings exceed 100 sheets of paper (excluding electronically filed sequence or computer									
listings under 37 CFR 1.52(e)), the application size fee due is \$250 (\$125 for small entity) for each additional 50									
sheets or fraction thereof. See 35 U.S.C. 41(a)(1)(G) and 37 CFR 1.16(s).  Total Sheets									
0 - 100 = /50 = (round up to a whole number) x = 0									
I. OTHER FEE(S)  Non-English Specification, \$130 fee (no small entity discount)  Fees Paid (\$)									
Other (e.g., late filing surcharge): Appeal Brief 500.00									
JBMITTED BY									
gnature 1/b	186	>		Registration No.	3.004	J:	Telephone	408-75-7857	
ame (Print/Type) Michael D. Plimier (Attomey/A				Attomey/Agent) 4	3,004				<u> </u>
wichael D	. rumer					] (	Date May	9, ∠006	

This collection of information is required by 37 CFR 1.136. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 30 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.

## OPE 400 W

#### IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re A	Application of:	)	
		)	
Justin K. Brask, et al.		)	
		)	Art Unit: 2822
Serial No.: 10/771,267		)	
		)	Examiner: Novacek, Christy L.
Filed:	February 2, 2004	)	
		)	Attorney Docket: P15744C
For:	A METHOD FOR MAKING A	)	
	SEMICONDUCTOR DEVICE	)	
	HAVING A HIGH-K GATE	)	
	DIELECTRIC	)	
		_)	

Mail Stop Appeal Brief - Patents Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

#### **APPEAL BRIEF**

Applicant submits this brief in support of Applicants' appeal from a final decision of the Examiner in the captioned case.

05/12/2006 BABRAHA1 00000076 500221 10771267

01 FC:1402

500.00 DA

#### **TABLE OF CONTENTS**

REAL PARTY IN INTEREST	3
RELATED APPEALS AND INTERFERENCES	4
STATUS OF CLAIMS	5
STATUS OF AMENDMENTS	6
SUMMARY OF CLAIMED SUBJECT MATTER	7
GROUNDS OF REJECTION TO BE REVIEWED ON APPEAL	8
ARGUMENT	9
CLAIMS APPENDIX	13
EVIDENCE APPENDIX	15
RELATED PROCEEDINGS APPENDIX	16

## (i) Real party in interest.

The real party in interest is the assignee, Intel Corporation.

## (ii) Related appeals and interferences.

There are no known related appeals and / or interferences.

#### (iii) Status of claims.

Claims 1-26 (Canceled)

Claims 27-34 (Rejected)

Claims 35-38 (Canceled)

Claims 27-34 are rejected and are the subject of this Appeal Brief.

## (iv) Status of amendments.

All filed amendments have been entered. The attached claims appendix reflects the current status of amendments as of the date of this appeal.

#### (v) Summary of claimed subject matter.

The patent application is concerned with removing impurities from a high-k gate dielectric layer, and increasing the oxygen content of that layer. As deposited, a high-k gate dielectric layer may be incompatible with polysilicon due to the presence of impurities and oxygen vacancies (Specification, page 5, lines 14-16). By removing impurities and increasing the oxygen content, the resulting high-k gate dielectric layer may be compatible with polysilicon or another material used to make a gate electrode (Specification, page 5, line 22 through page 6, line 2).

Claim 27 recites a method for making a semiconductor device. A high-k gate dielectric layer (110, Figure 1a) is formed on a substrate (100, Figure 1a) (Specification, page 3, lines 17-18). The high-k gate dielectric layer comprises impurities and oxygen (Specification, page 5, lines 14-16). The high-k gate dielectric layer is exposed to a solution that comprises hydrogen peroxide (Specification, page 6, lines 3-13). This exposure is for a sufficient time at a sufficient temperature to remove impurities from the high-k gate dielectric layer and to increase the oxygen content of the high-k gate dielectric layer (Specification, page 6, lines 5-9). Sonic energy is applied while the high-k gate dielectric layer is exposed to the solution (Specification, page 8, lines 8-11). A gate electrode (130, Figure 1c) is then formed on the high-k gate dielectric layer (Specification, page 10, lines 3-4).

#### (vi) Grounds of rejection to be reviewed on appeal.

- I. Are claims 27-31 unpatentable over Visokay et al. (U.S. Pub. 2003/0045080) in view of Boyd et al. (U.S. 6,845,778)?
- II. Are claims 32 and 34 unpatentable over Visokay in view of Boyd and Ahn et al. (U.S. Pub. 2004/0043569)?
- III. Is claim 33 unpatentable over Visokay in view of Boyd and Ahn?

#### (vii) Argument.

I. The rejection of independent claim 27 under 35 U.S.C. § 103(a) as being unpatentable over Visokay in view of Boyd is in error and should be reversed

Claim 27 recites that a high-k gate dielectric layer is exposed to a solution that comprises hydrogen peroxide at a sufficient temperature for a sufficient time to remove impurities from the high-k gate dielectric layer and to increase the oxygen content of the high-k gate dielectric layer. Claim 27 also recites that sonic energy is applied during that exposure. By removing the impurities and increasing the oxygen content, the resulting high-k gate dielectric layer may be compatible with polysilicon (Specification, page 5, line 22 through page 6, line 2).

Because there is no motivation to combine the cited references to result in the method of claim 27, the rejection is in error and should be overturned. A proper prima facie rejection under 35 U.S.C. 103(a) requires a suggestion or motivation within the cited prior art or within the knowledge generally available to one of ordinary skill in the art to combine references or modify a reference (MPEP 706.02(j), 2143; *In re Vaeck*, 947 F.2d 488, 20 USPQ2d 1438 (Fed. Cir. 1991)). The cited references do not provide such a suggestion or motivation to combine them to result in the method recited in claim 27.

Visokay is concerned with oxidizing material of a high-k dielectric layer (*see*, Visokay, paragraphs [0012], [0024], and [0029]) to remove defects such as oxygen vacancies (Visokay, paragraph [0024]). Visokay is not merely cleaning a surface of a substrate; it is concerned with chemically altering a layer via an oxidation reaction (Visokay, paragraph [0024]).

Boyd, in contrast, is concerned with cleaning particles from a surface of a substrate (*see*, Boyd, col. 1, lines 6-9). Boyd indicates that megasonic energy is useful to remove particles from a surface (Boyd, col. 1, lines 25-27). However, Boyd does not disclose applying megasonic energy, "at a sufficient temperature for a sufficient time to remove impurities ... and to increase the oxygen content of the high-k gate dielectric layer," as is recited in claim 27. Nor is there any indication in Boyd that the megasonic energy would also be useful when chemically altering a high-k dielectric layer, as described by Visokay, or when removing impurities from a layer or increasing the oxygen content of that layer, as recited in claim 27.

Boyd is concerned with cleaning foreign particles from a surface. Visokay is concerned with chemically altering the material of a layer. As the references are concerned with different processes, one of skill in the art would not be motivated to combine the two to result in the method recited in claim 27. The rejections are unsupported in the art and should be overturned.

The Examiner's statement in the paper mailed March 3, 200, that Boyd contains ample disclosure of the usefulness of megasonic energy in a cleaning step, is not relevant to either claim 27 or Visokay, and do not support the rejection. Neither claim 27 nor Visokay are concerned with cleaning particles from a surface of a substrate. Rather, claim 27 recites a high-k layer that comprises impurities, and removing at least some of those impurities. Visokay is concerned with chemically altering a high-k layer by an oxidation reaction. As Visokay is not concerned with cleaning, one of skill in the art would not take Boyd's statements of the usefulness of using megasonic energy in a cleaning step as motivation to combine Boyd with Visokay.

Claims 28-31 depend from claim 27. The rejections of claims 28-31 should be overturned for the same reasons provided above with respect to claim 27.

II. The rejection of claims 32 and 34 under 35 U.S.C. § 103(a) as being unpatentable over Visokay in view of Boyd and Ahn are in error and should be reversed

Claims 32 and 34 depend from claim 27. As stated above, Visokay and Boyd fail to disclose or suggest the method recited in claim 27. Ahn fails to rectify this deficiency. The rejection is in error and should be overturned.

III. The rejection of claim 33 under 35 U.S.C. § 103(a) as being unpatentable over

Visokay in view of Boyd and Ahn is in error and should be reversed

Claim 33 depends from claim 27. As stated above, Visokay and Boyd fail to disclose or suggest the method recited in claim 27. Ahn fails to rectify this deficiency. The rejection is in error and should be overturned.

Further, claim 33 recites that the impurities permeate through the high-k gate dielectric layer. This makes it even more clear that one of skill in the art would not be motivated to use the surface-cleaning method of Boyd to remove such impurities.

#### **CONCLUSION**

For the foregoing reasons, applicant respectfully requests the Board to vacate the examiner's rejections of claims 27-34, to remand this application to the Examiner, and to direct the Examiner to pass this case to issuance.

Respectfully submitted,

Date: May 9, 2006

Michael Plimier Reg. No: 43,004

ATTORNEY FOR APPLICANTS

Intel Corporation Mail Stop SC4-202 2200 Mission College Blvd. Santa Clara, CA 95052-8119 (408) 765-7857

#### (viii) Claims appendix.

#### 1.-26. (canceled)

27. A method for making a semiconductor device, comprising:

forming a high-k gate dielectric layer on a substrate, the high-k gate dielectric layer comprising impurities and oxygen;

exposing the high-k gate dielectric layer to a solution that comprises hydrogen peroxide at a sufficient temperature for a sufficient time to remove impurities from the high-k gate dielectric layer and to increase the oxygen content of the high-k gate dielectric layer;

applying sonic energy while the high-k gate dielectric layer is exposed to the solution that comprises hydrogen peroxide; and then

forming a gate electrode on the high-k gate dielectric layer.

- 28. The method of claim 27, wherein sonic energy is applied at a frequency of between about 10 KHz and about 2,000 KHz, while dissipating at between about 1 and about 10 watts/cm<sup>2</sup>.
- 29. The method of claim 28, wherein sonic energy is applied at a frequency of about 1,000 KHz, while dissipating at 5 watts/cm<sup>2</sup>.
- 30. The method of claim 27, wherein the solution that comprises hydrogen peroxide is an aqueous solution that contains between about 2% and about 30% hydrogen peroxide by volume, and wherein the high-k gate dielectric layer is exposed to the aqueous solution at a temperature that is between about 15°C and about 40°C for at least about one minute.

- 31. The method of claim 30, wherein the aqueous solution contains about 6.7% hydrogen peroxide by volume, and wherein the high-k gate dielectric layer is exposed to the aqueous solution for about 10 minutes at a temperature of about 25°C.
- 32. The method of claim 27, wherein the impurities in the high-k gate dielectric layer comprise chlorine.
- 33. The method of claim 32, wherein the impurities permeate through the high-k gate dielectric layer.
- 34. The method of claim 32, wherein the high-k gate dielectric layer is exposed to the solution that comprises hydrogen peroxide at a sufficient temperature for a sufficient time to remove at least 80% of the chlorine from the high-k gate dielectric layer.

35.-38. (canceled)

#### (ix) Evidence appendix.

As the record and this appeal do not rely upon any evidence submitted under 37 CFR 1.130, 1.131, or 1.132, no evidence is listed herein. The record and this appeal only rely upon the record itself, the patent code (35 U.S.C.), the patent rules (37 CFR), the MPEP, case law, and the cited references.

## (x) Related proceedings appendix.

As stated in section (ii), above, there are no known related proceedings.



#### FIRST CLASS CERTIFICATE OF MAILING

(37 C.F.R. § 1.8(a))

I hereby certify that this correspondence is being deposited with the United States Postal Service as First Class mail with sufficient postage in an envelope addressed to the Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on May 9, 2006.

Michael D. Plimier

Name of Person Mailing Correspondence

Signature

May 9, 2006

Date